

APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. PW 284023
(M#)

Invention: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

Inventor (s): Satoshi INABA

Pillsbury Winthrop LLP
Intellectual Property Group
1600 Tysons Boulevard
McLean, VA 22102
Attorneys
Telephone: (703) 905-2000

09977933-101701

This is a:

- Provisional Application
- Regular Utility Application
- Divisional Application
 - The contents of the parent are incorporated by reference
- PCT National Phase Application
- Design Application
- Reissue Application
- Plant Application
- Substitute Specification
Sub. Spec. Filed
in App. No. /
- Marked up Specification re
Sub. Spec. filed
in App. No /

SPECIFICATION

TITLE OF THE INVENTION

SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE
SAME

BACKGROUND OF THE INVENTION

5 The present invention relates to the structure of
a semiconductor device and a method of manufacturing
the same and, more particularly, to an element
structure of a Metal Insulator-Semiconductor Field
Effect Transistor (to be referred to as a MISFET
10 hereinafter) which is excellent in a high-speed
operation and a method of manufacturing the same.

As conventional semiconductor devices using
MISFETs, memory devices such as dynamic RAMs or static
RAMs formed on silicon substrates, processors using
15 CMOS logic circuits, and the like are mass-produced.

In order to improve the integration density or
performance of such a semiconductor device, miniaturiza-
tion of a MISFET serving as a component is a
necessary condition, and development of miniaturization
20 technique and necessity of a short-channel effect and
parasitic resistance suppression of the MISFET increase
together with transition of generation of a semicon-
ductor device.

As a method of suppressing a short-channel effect,
25 for example, a Lightly Doped Drain structure (to be
referred to as an LDD structure hereinafter) shown in
FIG. 1 is known. In a MISFET having the LDD structure,

COPYRIGHT-EE67660

140/1007-EE64/2660

a polysilicon gate 4 is formed on a semiconductor
substrate through a gate oxide film 3, and ion
implantation is performed by using the polysilicon gate
4 as a mask, so that shallow impurity diffusion layers
5 5 are formed on both the sides of the polysilicon gate
4 to be adjacent to a channel region formed at the gate
electrode 4. In addition, gate sidewall spacers 6 are
formed on the source/drain sides of the polysilicon
gate 4, and ion implantation is performed by using the
10 gate sidewall spacers 6 and the polysilicon gate 4 as
masks, so that deep impurity diffusion layers are
formed.

15 Since the impurity diffusion layers are used as
source/drain regions 7 for supplying a drive current of
a MISFET, voltage drop is increased by the resistances
in the impurity diffusion layers. For this reason, the
impurity concentration of this portion must be as high
as possible. In order to form a diffusion layer having
a high impurity concentration by ion implantation,
20 an amount of implanted impurity per unit area (to be
referred to a dose amount hereinafter) must be
increased, and an acceleration voltage of ion
implantation must be increased.

25 When the acceleration voltage of impurity ions is
increased, the depth of ion implantation increased.
For this reason, deep impurity diffusion layers are
generally formed in the source/drain regions 7.

When a gate length decreases with miniaturization of the MISFET, the decrease in distance between the source/drain regions adversely affects the threshold voltage of the MISFET and considerably degrades cut-off characteristics of the MISFET.

In order to activate the ion-implanted impurity, a high-temperature heat treatment must be performed. However, at this time, since the impurity is also laterally diffused, the distance between the source/drain regions in which the impurity is deeply implanted more decreases, and it is difficult to suppress the off-leakage current. The changes in characteristics with miniaturization of the MISFET are generally called a short-channel effect.

In order to reduce the short-channel effect in the LDD structure, shallow diffusion layers are formed to be adjacent to both the sides of the polysilicon gate 4, and the off-leakage current is suppressed such that the distance between the deep diffused layers of the source/drain regions 7 is as large as possible even if the length of the polysilicon gate 4 decreases. Shallow diffusion layers 5 shown in FIG. 1 are called source/drain extension regions.

In order to reduce the resistances of the source/drain regions 7 and the resistance of the polysilicon gate 4, as shown in FIG. 1, a low-resistance layer constituted by a silicide of high

TOP SECRET//EEB//Z660

melting point metal 8 is formed on the source/drain regions 7 and the polysilicon gate 4. Since the silicide of high melting point metal 8 is formed in a self-aligned manner, the structure of the high-speed
5 MISFET is called as a SALICIDE (abbreviation of self-aligned silicide) structure.

In order to improve the performance of the MISFET in a deep submicron region, a gate length must be decreased, and the dimension of depth must also be
10 scaled down in proportion. Therefore, when the short-channel effect is to be reduced in the LDD structure, the shallow extension regions 5 must be formed, and at the same time, the source/drain regions 7 must be made shallow. However, since in general, high impurity
15 concentration layer can not be made shallow, the shallowness of the ion implantation is limited to a predetermined level.

In the SALICIDE structure, as indicated by a broken-line circle in FIG. 1, the junction of the
20 extension region 5 becomes close to the end portion of the silicide layer 8 on the drain side, and the formation of the silicide layer 8 on the drain region tends to cause increase a leakage current of a drain junction. The increase in leakage current especially
25 poses a problems at the drain junction to which a large voltage is applied in operation of the MISFET. When an integrated circuit having a high integration level is

TOP/ROT-EE647660

constituted by CMOS circuits of low power dissipation, it is a necessary condition to remove the leakage current of constituent MISFETs.

5 In order to avoid the problem of the above LDD structure, an elevated source/drain structure shown in FIG. 2 is proposed. In this structure, silicon epitaxial layers 51 are grown on source/drain regions, and ions are implanted into source/drain diffusion layers by using gate sidewall spacers 6 and a 10 polysilicon gate 4 as masks. At this time, since the ion implantation is performed through silicon epitaxial layers 51, the depth of the source/drain regions 7 from the interface of epitaxial layer and silicon substrate 1 is small to suppress a short-channel effect.

15 However, in the elevated source/drain structure, selective epitaxial growth of silicon at a high temperature of 800°C or higher is additionally performed, and the number of processing steps increases. At the same time, extra diffusion of impurity implanted in 20 a channel region for threshold voltage control and in the extension regions is advanced. Therefore, this technique cannot always obtain a preferable result as a production technique for a deep submicron region.

25 Therefore, a means for realizing the structure of a new MISFET having the same advantages as those of an elevated source/drain structure without high-temperature heat treatment processing is strongly

TOP SECRET//EEG//Z660

demanded.

As shown in FIG. 2, in the elevated source/drain structure, when the silicon epitaxial layers 51 are formed on a silicon substrate having (100) surface,
5 (311) facets are easily generated opposite to the polysilicon gate 4, and parasitic capacitance is formed between the silicide layer 8 and the polysilicon gate 4. The gate-drain parasitic capacitance disadvantageously degrades the high frequency performance. Here, the
10 facet indicates a small crystal surface having a special crystal orientation.

As another structure for suppressing a short-channel effect, a UMOS structure (to be described below) is known. That is, as shown in FIG. 3, a
15 U-shaped deep trench is formed in a semiconductor substrate 1, source/drain regions 62 and extension regions 61 are formed on the surface of the silicon substrate.

In this UMOS structure, a channel region and a
20 gate insulating film 3 are formed on the inner surface of a deep trench, and a gate electrode 63 is formed to bury the trench. Since source/drain regions 7 have no surfaces which are opposed to each other inside the semiconductor substrate 1 in the structure, the
25 structure is excellent to avoid a short-channel effect. However, since the gate electrode 63 is adjacent to the source/drain regions 62 through the thin gate

10/10/1986/EE64/660

insulating film 3, a large gate/drain parasitic capacitance is formed to disadvantageously degrade the high frequency performance of the MISFET.

As described above, in a conventional MISFET in 5 a deep submicron region, when the source/drain regions are to be made shallow to suppress the short-channel effect, a high-concentration impurity diffusion layer required to reduce a series resistance cannot be obtained. In addition, the source/drain regions are 10 to be made effectively shallow by using the elevated source/drain structure, high-temperature heat treatment processing such as a silicon epitaxial processing step is required, and a gate-drain parasitic capacitance is excessively large in the UMOS structure to disadvantageously degrade the high frequency performance. 15

BRIEF SUMMARY OF THE INVENTION

The present invention has been made to solve the above problems, and has as its object to realize a new MISFET structure which can suppress a short-channel 20 effect in a deep submicron region without additional high temperature processing and has excellent high frequency performance.

A semiconductor device and a method of manufacturing the same according to the present invention provide 25 the structure of a high performance MISFET which has source/drain regions having a diffusion layer depth being sufficient to prevent generation of a leakage

current at a drain junction in a SALICIDE process and which suppresses a short-channel effect and a method of manufacturing the structure. It is another object to provide the structure of a high performance MISFET

5 having performance being more excellent than that of an elevated source/drain structure and a method of manufacturing the structure.

More specifically, there is provided a semiconductor device having a MIS-type field effect transistor comprising a concave formed in at least a semiconductor substrate, a channel region formed on a bottom surface of the concave, source/drain extension regions connected to both ends of the channel region and formed on the bottom surface of the concave, and source/drain regions being close to or adjacent to side surfaces of the concave, formed along a surface of the semiconductor substrate in a direction of depth, and connected to the source/drain extension regions, wherein side surfaces of the concave on a source/drain side

10 15 20 constitute a rounded surface.

Preferably, the concave is constituted by a trench formed from the surface of the semiconductor substrate in the direction of depth.

According to the present invention, there is provided a semiconductor device having a MIS-type field effect transistor comprising a concave constituted by a trench formed in a semiconductor substrate, a channel

region formed on a bottom surface of the concave,
source/drain extension regions connected to both ends
of the channel region and formed on the bottom surface
of the concave, and source/drain regions formed on
5 a surface of the semiconductor substrate being close
to or adjacent to side surfaces of the concave and
connected to the source/drain extension regions.

Preferably, a position where an impurity concen-
tration of the source/drain regions in the direction of
10 depth is maximum almost coincides with a position where
an impurity concentration of the source/drain extension
regions in the direction of depth is maximum at a
connecting portion.

More preferably, a taper angle set to upwardly
15 increase the opening portion is given to the concave.

More preferably, the concave comprises a gate
formed on the bottom surface of the concave through
a gate insulating film, and gate sidewall spacers
consisting of an insulator formed on side surfaces of
20 the gate, and the gate sidewall spacers are formed
to partially cover the side surfaces of the concave
extending on at least the source/drain side of the gate.

More preferably, the gate sidewall spacers are
formed to entirely cover the side surfaces of the
25 concave extending on at least the source/drain side of
the gate.

More preferably, ion implantation for threshold

TO/TOT-EE67/760

voltage control of the MIS-type field effect transistor is performed to only the bottom surface of the concave.

According to the present invention, there is provided a method of manufacturing a semiconductor device comprising the steps of forming an etching mask constituted by a first insulating film having an opening portion including a gate forming portion and source/drain extension regions forming portion on a semiconductor substrate, forming a trench in the semiconductor substrate in correspondence with the opening portion of the etching mask, forming a gate insulating film constituted by a second insulating film on an inner surface of the trench, forming a gate material film on the second insulating film, patterning the gate material film to form a gate on a central portion between both sides of the trench on a source/drain side through the second insulating film, implanting impurity ions into at least a bottom surface of the trench by using the gate as a mask to form source/drain extension regions, forming a third insulating film to cover a surface of the semiconductor substrate subjected to the steps, forming gate sidewall spacers constituted by the third insulating film by using anisotropic etching to cover the inner surface of the trench extending on the source/drain side of the gate, and implanting impurity ions into the source/drain regions by using the gate having the gate

5 sidewall spacers as a mask to form a MIS-type field effect transistor having source/drain regions being close to or adjacent to side surfaces of the trench of the semiconductor substrate and connected to the source/drain extension regions on the bottom surface of the trench.

10 According to the present invention, there is provided a method of manufacturing a semiconductor device comprising the steps of forming an etching mask 15 constituted by a first insulating film including a gate forming portion and source/drain extension regions forming portion and having an opening portion formed therein on a semiconductor substrate, forming a trench in the semiconductor substrate in correspondence with the opening portion of the etching mask, forming a gate insulating film constituted by a second insulating film on an inner surface of the trench, forming a gate material film to cover the surface of the semiconductor substrate subjected to the above steps, further forming 20 a third insulating film on the gate material film, etching-back the upper surfaces of the third insulating film and the gate material film to form a gate forming etching mask constituted by the third insulating film buried in the gate material film on a central portion 25 between both sides of the mask opening portion on the source/drain side, and anisotropically etching the gate material film by using the third insulating film buried

in the gate material film as a mask to process the gate, thereby forming a MIS-type field effect transistor having a self-aligned gate formed on a central portion between both sides of the trench on the source/drain 5 side.

Preferably, when a gate length of the MIS-type field effect transistor is represented by L , a length of the opening portion, in a direction of the gate length, of the opening portion of the etching mask 10 is represented by L_W , and the thickness of the gate material film is represented by d , a relationship $L \leq L_W - 2d$ is satisfied.

According to the present invention, there is 15 provided a method of manufacturing a semiconductor device comprising, forming an etching mask constituted by a first insulating film including a gate forming portion and source/drain extension regions forming portion and having an opening portion formed therein 20 on a semiconductor substrate, forming a trench in the semiconductor substrate in correspondence with the opening portion of the etching mask, forming a gate insulating film constituted by a second insulating film on an inner surface of the trench, forming a third insulating film to cover the surface of the semiconductor substrate subjected to the above steps, forming 25 sidewall spacers constituted by the third insulating

TO/2/201-EE64/650

film by using anisotropic etching on side surfaces of the mask opening on a source/drain side, forming a gate material film to cover the surface of the semiconductor substrate subjected to the above steps, etching-back 5 the upper surfaces of the third insulating film and the gate material film to form a gate constituted by the gate material film buried between the sidewall spacers on a central portion between both sides of the mask opening portion on the source/drain side, and 10 selectively removing the first and third insulating films to form a MIS-type field effect transistor having a self-aligned gate formed on a central portion between both sides of the trench on the source/drain side.

Preferably, the trench is formed by isotropic etching such that the side surfaces of the trench on 15 the source/drain side constitute a rounded surface.

More preferably, ion implantation for threshold voltage control of the MIS-type field effect transistor is performed to only the bottom surface of the trench.

20 More preferably, the first, second, and third insulating films are an SiO_2 film formed by an LPCVD (low pressure chemical vapor deposition) method using TEOS (tetraethylorthosilicate), an SiO_2 film formed by thermal oxidation of silicon, and an SiN film formed by a CVD method, respectively. The first insulating film 25 is formed to be stacked on a thermal oxidation film formed as a buffer layer on the semiconductor substrate.

More preferably, according to the present invention, there is provided a method of manufacturing a semiconductor device further comprising the steps of implanting impurity ions into at least the bottom 5 surface of the trench by using the self-aligned gate as a mask to form source/drain extension regions, forming a fourth insulating film to cover the surface of the semiconductor substrate subjected to the steps, forming gate sidewall spacers constituted by the fourth 10 insulating film by using anisotropic etching to cover the inner surface of the trench extending on the source/drain side of the gate, and implanting impurity ions into the source/drain regions by using the gate having the gate sidewall spacers as a mask to form 15 source/drain regions being close to or adjacent to side surfaces of the trench of the semiconductor substrate and connected to the source/drain extension regions on the bottom surface of the trench.

More preferably, there is provided a method of 20 manufacturing a semiconductor device further comprising the step of, after a silicide film of high melting point metal is formed on a silicon surface exposed to the source/drain regions and upper surfaces of the gate consisting of polysilicon by forming a high 25 melting point metal film to cover the surface of the semiconductor substrate and performing heat treatment, removing the high melting point metal film remaining on

TOZ/TOT-EE627/660

the gate sidewall spacers.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may 5 be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

10 The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of 15 the invention.

FIG. 1 is a sectional view of a conventional planar-type LDD MISFET;

20 FIG. 2 is a sectional view of a conventional elevated source/drain MISFET;

FIG. 3 is a sectional view showing the structure of a conventional UMOSFET;

25 FIG. 4 is a graph showing a state for forming ion-implantation profiles of a semiconductor device according to the present invention in a silicon substrate in comparison with a conventional planar-type LDD structure;

100-200-300-400-500

FIG. 5 is a view showing the sectional structure of a MISFET according to the first embodiment;

5 FIG. 6A is a sectional view showing a problem occurring when gate sidewall spacers partially cover the upper surface of the semiconductor substrate over a shallow concave in the MISFET according to the first embodiment;

10 FIG. 6B is a sectional view showing a problem occurring when the gate sidewall spacers partially cover the inner surface of the shallow concave in the MISFET according to the first embodiment;

15 FIGS. 7A to 7I are sectional views showing the steps in a method of manufacturing a MISFET according to the second embodiment;

FIGS. 8A to 8D are sectional views showing the steps in a method of manufacturing a MISFET according to the third embodiment; and

20 FIGS. 9A and 9B are sectional views showing the steps in a method of manufacturing a MISFET according to the fourth embodiment.

DETAILED DESCRIPTION OF THE INVENTION

Embodiments of the present invention will be described below with reference to the accompanying drawings.

25 FIG. 4 is a graph showing ion implantation profiles for forming impurity diffusion layers in source/drain regions and extension regions of MISFETs

10/10/T-EE64/660

according to all the embodiments of the present invention.

As shown in the lower portion of FIG. 4, shallow ion implantation into the extension region of an 5 n-channel MISFET by using a polysilicon gate as a mask in a deep submicron region is performed under the following implantation conditions. For example, As ions are implanted at an acceleration voltage of 10 keV and a dose amount of about $5 \times 10^{14} \text{ cm}^{-2}$.

10 The implanted As ions loss acceleration energy at an implantation depth R_{p1} from the silicon substrate surface which is mainly determined by the acceleration voltage. For this reason, after heat treatment for As ion activation of implanted As ions, an extension 15 region constituted by a shallow impurity diffusion layer having an electron concentration at the depth R_{p1} which has a peak value of about $1 \times 10^{20} \text{ cm}^{-3}$ and an error function complement type electron concentration profile can be obtained. Here, the activation of As 20 ions means a state wherein electrons can be supplied by using As ions as donors.

25 Gate sidewall spacers are formed on the side surfaces of the polysilicon gate by using a silicon nitride film or the like, and deep ion implantation of donor impurity such as As is performed by using the polysilicon gate having gate sidewall spacers as a mask, so that impurity diffusion layers in source/drain

TO/TOT-EE67/7660

regions are formed. The ion implantation conditions of As at this time are an acceleration voltage of 60 keV and a dose amount of about $3 \times 10^{15} \text{ cm}^{-2}$.

5 When the acceleration voltage and the dose amount are increased, a junction depth increases. For this reason, after heat treatment for activation of implanted As ions is performed, a deep impurity diffusion layer having an error function complement type electron concentration profile having an electron 10 concentration of $1 \times 10^{21} \text{ cm}^{-3}$ can be obtained.

Under these conditions, when the conventional LDD structure described by using FIG. 1 is formed, a step of $R_{p2} - R_{p1}$ is generated between a peak position R_{p1} of an electron concentration in the depth direction 15 of extension regions 5 and a peak position R_{p2} of an electron concentration of source/drain regions 7. More specifically, as shown in FIG. 4, the source/drain regions 7 are connected to the extension regions 5 at portions which are located on the surface sides 20 of the depth R_{p2} and have considerably low electron concentrations.

For this reason, even if the peak value of the electron concentration of the source/drain regions 7 is made sufficiently high, since an impurity concentration 25 at the connection portion considerably decrease, a series resistance between the source and the drain increases, which results in the degradation of the

TOP/ROT/CE6/2/660

operation speed of the MISFET. In order to avoid this problem, as described by using FIG. 1, a high conductance silicide layer 8 is formed from the surfaces of the impurity diffusion layers of the 5 source/drain regions 7 to a position having a predetermined depth by silicidation, and a SALICIDE structure compensating for the decrease in impurity concentration is formed as an effective countermeasure.

However, as shown in FIG. 4, when the impurity 10 concentration decrease on the surfaces of the source/drain diffusion layers must be avoided by the SALICIDE structure. Therefore, silicidation must be advanced to almost R_{p2} . At this time, as indicated by the broken-line circle in FIG. 1, the end portion of the silicide 15 film containing a large number of lattice defects is close to the source/drain junctions, and a leakage current is generated by a drain junction to which a high reverse voltage is applied in an operation of the MISFET.

20 The structure of an n-channel MISFET according to the first embodiment of the present invention will be described below by using FIG. 4 and FIG. 5. The MISFET according to the present invention shown in FIG. 5 comprises a shallow concave 2 having a depth of about 25 $R_{p2} - R_{p1}$ in a semiconductor substrate 1, a polysilicon gate 4 is formed on the central portion between both the sides of the source and the drain of the shallow

TO/TOT-EE64/2660

concave 2 through a gate oxide film 3. In this MISFET, shallow extension regions 5 formed by using the polysilicon gate 4 as a mask and gate sidewall spacers 6 constituted by silicon nitride films are formed to 5 cause the gate sidewall spacers 6 to just cover the inner surface of the shallow concave 2, and deep source/drain regions 7 formed by using the gate sidewall spacers 6 as masks are formed.

10 The LDD structure MISFET according to the first embodiment of the present invention further comprises a silicide film 8 formed on the upper surface of the source/drain regions 7 and the polysilicon gate 4 to improve the high speed performance of the MISFET.

15 As shown in FIG. 5, when an LDD structure is formed on the MISFET having the shallow concave 2 having a depth of about $R_{p2} - R_{p1}$ by using ion implantation, as indicated by a broken line in FIG. 4, the electron concentration profiles of the shallow diffusion layers of the extension regions 5 are 20 shifted from the electron concentration profiles of the deep diffusion layers of the source/drain regions by $R_{p2} - R_{p1}$ in the depth direction, and the position of a peak concentration indicated by a broken-line arrow can almost coincide with the position of the peak 25 concentration of the deep diffusion layers of the source/drain regions. An allowable range of $R_{p2} - R_{p1}$ required to make the positions of the peak

concentrations almost coincide with each other is about $\pm 0.01 \mu\text{m}$ with respect to conditions for perfect coincidence.

5 In this manner, at portions where the electron concentrations of the source/drain regions 7 at the depth R_{p2} are maximum, the extension regions 5 are connected to the source/drain regions 7. For this reason, the series resistance between the source and the drain is lower than that of a conventional LDD structure, and the operation speed of the MISFET can be 10 improved.

15 In order to further improve the operation speed of the MISFET according to the present invention, when the silicide film 8 is formed on the source/drain regions as shown in FIG. 5, a merit of the MISFET according to the present invention having the shallow concave 2 will be further described below.

20 As is apparent from the sectional structure shown in FIG. 5, when the shallow concave 2 exists, if silicidation is advanced to R_{p2} , the end portion of the silicide film 8 containing a large number of lattice defects is not very close to the source/drain junctions, and a leakage current of the drain junction to which a high reverse voltage is applied in the operation of 25 MISFET can be completely avoided from being increased.

As described above, when the silicide film 8 having a high conductance reaches a position where the

electron concentrations of the source/drain regions 7 are maximum, and the extension regions 5 are connected to the source/drain regions 7 at a position where the electron concentrations are maximum, the series 5 resistance between the source and the drain is made considerably lower than that of a conventional SALICIDE structure, and the value of the leakage current of the drain junction can be decreased to a negligible value. In this manner, the operation speed of the MISFET can 10 be improved, and a semiconductor device having a high manufacturing yield and high reliability can be obtained.

The dimensions of the respective parts of an n-channel MISFET in the first embodiment of the present 15 invention is illustrated as follows. More specifically, the depth of the shallow concave 2 is 0.04 μm to 0.05 μm , the width of the shallow concave 2 between the source and the drain in the channel length direction is 0.3 μm , the length of the polysilicon gate 4 is 0.1 μm , the height of the polysilicon gate 4 is 0.2 μm , a 20 junction depth from the bottom surface of the shallow concave 2 in the extension regions 5 is 0.04 μm , and the junction depth of the source/drain regions 7 from the surface of the semiconductor substrate is 0.15 μm .

25 In the ion implantation shown in FIG. 4, the value $R_{p2} - R_{p1}$ corresponding to the depth of the shallow concave is about 0.025 μm . For this reason, in order

to make the depth of the shallow concave 0.04 μm to 5 0.05 μm , deep implantation of As ions into the source/drain regions 7 must be performed by using an acceleration voltage and a dose amount which are larger than the values shown in FIG. 4. In this manner, it is one characteristic feature that the peak concentration of the source/drain regions 7 and the depth of the source/drain junctions can be increased depending on the depth of the shallow concave 2 without increasing 10 a short-channel effect.

In the same manner as an n-type MISFET case, a p-channel MISFET having the shallow concave 2 according to the present invention can be obtained by ion implantation of a p-type impurity. At this time, 15 shallow ion implantation into p-type extension regions is performed under the following conditions. For example, Ge ions are implanted at an acceleration voltage of 10 keV and a dose amount of $5 \times 10^{14} \text{ cm}^{-2}$, the silicon substrate surface is pre-amorphized, and 20 BF_2 ions are implanted at an acceleration voltage of 7 keV and a dose amount of $5 \times 10^{14} \text{ cm}^{-2}$.

Deep ion implantation into p-type source/drain regions is performed under the following conditions. For example, B ions are implanted at an acceleration 25 voltage of 7 keV and a dose amount of $3 \times 10^{15} \text{ cm}^{-2}$, or BF_2 ions are implanted at an acceleration voltage of 35 keV and a dose amount of $3 \times 10^{15} \text{ cm}^{-2}$.

As shown in FIG. 5, in the MISFET having the shallow concave 2 according to the present invention, most preferably, the gate sidewall spacers 6 are formed to just cover the inner surface of the shallow concave 2 for the following reason.

When the gate sidewall spacers 6 are excessively large to partially cover the upper surface of a peripheral silicon substrate over the inner surface of the shallow concave 2, extension regions 5a using the polysilicon gate 4 as a mask has a shape shown in FIG. 6A. As described above, when the effective lengths of the extension regions are larger than a designed length, parasitic resistances are generated in the extension regions to hinder the high speed performance of the MISFET.

For this reason, as ideally described above, the gate sidewall spacers 6 constituted by a silicon nitride film or the like must be formed on the polysilicon gate 4 to just cover the inner surface of the shallow concave 2.

However, in fact, the impurity implanted into the source/drain regions 7 by using the gate sidewall spacers 6 as masks is subjected to lateral diffusion of about $0.05 \mu\text{m}$ in a heat treatment process for activation. For this reason, even if the gate sidewall spacers 6 are excessively thick to partially cover the upper surface of the silicon substrate around the

TOP TOP 3367760

shallow concave by about the lateral diffusion length, an anomalous-shaped portion indicated by a broken-line circle 9 in FIG. 6A is eliminated by the lateral diffusion of the source/drain regions, and the problem 5 caused by the parasitic resistances 5a can be avoided.

As shown in FIG. 6B, when the bottom surface of the shallow concave 2 is partially exposed because the gate sidewall spacers 6 are small, the extension regions 5 and the source/drain regions 7 are formed by 10 ion implantation into the bottom surface of the concave. For this reason, the same problem occurring in the conventional structure described in FIG. 1 is posed at the connection portion.

More specifically, the following problems are 15 posed. That is, a step of peak concentrations is generated at the connection portion to increase the series resistance of the connection portion, and the distance between the deep source/drain regions is smaller than the designed value, thereby increasing a 20 short-channel effect. In addition, when the SALICIDE structure is used, the silicide film 8 is close to the source/drain junctions to cause drain junction leak. However, in this case, when the gate sidewall spacers 6 are formed to reach at least the lower side surface of 25 the shallow concave, these problems are considerably moderated.

Therefore, it is important that the inner surface

TOP/ROT-3357/2690

of the shallow concave 2 is just covered with the gate sidewall spacers 6 not only to improve the reliability of the semiconductor device but also to optimize the performance of the semiconductor device. The SALICIDE
5 structure in which the leakage current of the drain junction is extremely small can be obtained at a high yield. For this reason, a semiconductor device constituted by a CMOS circuit having low power dissipation, excellent high-speed performance, and
10 a high integration level can be provided.

The MISFET having the shallow concave 2 according to the present invention has the following characteristic feature. That is, a gate-drain parasitic capacitance related to high speed performance is
15 smaller than that of an elevated source/drain structure using silicon epitaxial growth.

As described in FIG. 2, in the elevated source/drain structure, (311) facets are formed at portions where the bottom portions of the gate sidewall
20 spacers 6 are connected to the silicon epitaxial layers 51 on the source/drain regions 7 to planarly oppose the side surfaces of the polysilicon gate 4. When the silicide films 8 are formed, the entire surfaces of the source/drain regions 7 have equipotential. For this
25 reason, a signal voltage is directly applied across the polysilicon gate 4 and the (311) facets to generate a large gate/drain parasitic capacitance.

TO/TUT-3267/660

However, in the MISFET having the shallow concave 2 according to the present invention, the silicide film 8 opposes the polysilicon gate 4 as surfaces being at right angles, and the side surface of the concave 2 is 5 formed to have a rounded surface, so that the side surface of the concave 2 is far away from the side surface of the polysilicon gate 4. For this reason, the gate-drain parasitic capacitance can be minimized.

A method of manufacturing a semiconductor device 10 according to the second embodiment of the present invention will be described below by using FIGS. 7A to 7I. As shown in FIG. 7A, a thermal oxide film 21 consisting of thin SiO_2 is formed on a semiconductor substrate 1 as a buffer layer, and an oxide film 22 15 consisting of SiO_2 is deposited by LPCVD using TEOS as a material.

A mask pattern in which a region for a shallow concave 2 is opened is formed by using a resist film 23. An opening portion is performed in the oxide films 21 20 and 22 by reactive ion etching (to be referred to as RIE hereinafter) using the mask pattern as shown in FIG. 7B to expose the surface of the semiconductor substrate 1.

As shown in FIG. 7C, the exposed surface of the 25 semiconductor substrate 1 is etched by using the oxide films 21 and 22 as etching masks. This etching is performed by using chemical dry etching (to be referred

to as CDE hereinafter) for isotropic etching the silicon substrate. The CDE is chemical dry etching which is performed by using plasma activated ions without voltage acceleration.

5 Unlike the RIE, the CDE has less damage by ion irradiation onto the silicon substrate and is performed by isotropic etching. By using the facts, as shown in FIG. 7C, the side surface and the bottom surface of the shallow concave 2 can be formed by the CDE to have a
10 rounded surface. When the silicon substrate surface exposed to the inside of the shallow concave 2 is damaged by high energy ion irradiation, the characteristics of the channel region and the gate oxide film formed on the silicon substrate surface are adversely
15 affected to degrade the performance of the MISFET.

As shown in a broken-line circle in FIG. 7D, if the side surface of the shallow concave 2 of the semiconductor substrate 1 is formed vertical to the bottom surface by using anisotropic etching such as RIE,
20 when a polysilicon gate is formed at the center of the concave in a channel direction by using the RIE after the gate oxide film 3 is formed, a residue of polysilicon by RIE is easily generated at the corner portion of the concave as indicated by 24 in FIG. 7D.
25 The residue may hinder the subsequent processing steps.

The depth of the shallow concave 2 formed in the silicon substrate, as described above, depends on the

TO/TDT-EE6/4660

ion implantation conditions in formation of the deep diffusion layers of the source/drain regions 7. However, if the depth is greater than a half the height of the polysilicon gate 4, a gate-drain parasitic 5 capacitance disadvantageously increases.

A resist film (not shown) in which the same opening portion as described above is formed is stacked on the oxide film 22 used as an etching mask in the step in FIG. 7C. By using the resist film as an ion- 10 implantation mask, ion implantation for controlling the threshold value of the MISFET can be selectively performed for only the bottom surface of the concave 2. In this manner, since an impurity concentration in wells immediately below the impurity diffusion layers 15 of the source/drain regions can be decreased, the parasitic capacitance can be advantageously reduced.

In the prior art, in order to perform selective ion implantation into the channel region, a method of precisely controlling misalignment by using mask alignment and performing selective ion implantation 20 into the channel region is employed. However, for this purpose, an expensive stepper requiring a large number of processing steps must be used. Therefore, the stepper causes costs to be high.

25 In the method of manufacturing a MISFET according to the present invention, it is possible to perform ion implantation to the channel region in self-aligned

10/20/T-EE677660

manner by using a mask material to form the shallow concave 2, thereby the mask alignment step is eliminated. Even when a plurality of ion implantation and a plurality of mask alignment therefore are 5 required, the alignment process comparatively of low accuracy can be used, and the number of alignment process steps and a frequency of use of an expensive stepper advantageously decrease.

As shown in FIG. 7E, after the oxide films 21 and 10 22 used as masks are removed by ammonium fluoride or the like, a gate oxide film 3 consisting of SiO_2 is formed by thermal oxidation, a polysilicon film 4 serving as a gate electrode material is formed on the gate oxide film 3, and patterning for the polysilicon 15 film is performed by using the resist film 23.

As shown in FIG. 7F, the polysilicon gate 4 is formed by using RIE, ion implantation is performed to the extension regions 5 by using the polysilicon gate 4 as a mask, and a silicon nitride film consisting of 20 Si_3N_4 and having a thickness of about 0.1 μm is deposited to form the gate sidewall spacers 6. Subsequently, when the silicon nitride film is 25 anisotropically etched by using RIE, a gate electrode constituted by the gate sidewall spacers 6 and the polysilicon gate 4 is formed to just cover the inner surface of the shallow concave 2.

As shown in FIG. 7G, the source/drain regions 7 is

10/10/01 10:00 AM

formed by ion implantation using the polysilicon gate 4 having the gate sidewall spacers 6 as a mask. At this time, the ion-implantation conditions are optimized such that no step is generated between the peak of the electron concentration of the extension regions 5 and the peak of the electron concentration of the source/drain regions 7.

A heat treatment process for activating the ion-implanted impurity is performed by rapid thermal annealing (to be referred to as RTA hereinafter) to prevent electron concentration profiles from being shifted by thermal diffusion. The conditions of the RTA are optimized at a temperature of 1,000°C in the range of 20 sec or less.

As described above, the MISFET having the shallow concave 2 according to the present invention exhibits high speed performance which is more excellent than that of a conventional planar-type MISFET having no concave 2 up to the step shown in FIG. 7G. However, SALICIDE processing steps shown in FIG. 7H are introduced such that a source/drain series resistance and the resistance of the polysilicon gate are further reduced to improve high speed performance.

As shown in FIG. 7H, a film 25 consisting of, e.g., Ti which is one of a high melting point metal is deposited by a sputtering method on the entire surface of the silicon substrate subjected to the above

TO/TOT: EEB/2660

processing steps, and the film 25 is subjected to heat treatment to cause silicidation to occur on the upper surfaces of the polysilicon gate 4 and the source/drain regions 7. As shown in FIG. 7I, a silicide film 8 consisting of $TiSi_2$ is formed.

The thickness of the silicide film 8 is determined depending on the thickness of the Ti film 25 and the heat treatment conditions. In the MISFET having the shallow concave 2 according to the present invention, the heat treatment conditions are determined such that a leakage current of the drain junction is for example, 0.5 $fA/\mu m^2$ when a gate-drain reverse voltage of 3V is applied. Unreacted Ti films 25 remaining on the gate sidewall spacers 6 are removed by etching using a mixture of H_2SO_4 and H_2O_2 , so that the MISFET according to the present invention having the shallow concave 2 shown in FIG. 5 is completed.

In the SALICIDE processing steps, although Ti is used as a high melting point metal, a silicide film consisting of $CoSi_2$ can be formed by using Co in the same manner as described above. As heat treatment for accurately controlling silicidation, general two-step RTA may be used.

A method of manufacturing a semiconductor device according to the third embodiment of the present invention will be described below with reference to FIGS. 8A to 8D. In the method of manufacturing a

5 MISFET according to the second embodiment, position alignment between the shallow concave 2 and the polysilicon gate 4 on the central portion of the shallow concave 2 in the channel direction is performed
by mask alignment. However, in this method, displacement of about 1 μm may occur. If the displacement occurs, the problem described in FIGS. 6A and 6B may be posed on the source or drain side.

10 In order to avoid this problem, as the third embodiment, self-aligned processing in which the position of the polysilicon gate 4 is positioned at the center of the shallow concave 2 in the direction of the channel length will be described below.

15 As shown in FIG. 8A, a buffer oxide film 21 and an oxide film 22 using TEOS are deposited on a silicon substrate, and an opening is formed in the buffer oxide film 21 and the oxide film 22. Thereafter, isotropic etching is performed to the resultant structure by CDE to form a shallow concave 2, ion implantation for 20 controlling a threshold value is selectively performed by using the oxide film 22 as a mask. The steps up to this are the same as those described in FIGS. 7A to 7C.

25 A gate oxide film 3 is formed without removing the oxide film 22, and a polysilicon gate 4 is deposited. At this time, the width of the shallow concave 2 in the direction of the channel length and the thickness of the deposited polysilicon 4 satisfy the following

TO/TOT-EE6/2660

relationship. That is, when the width of an opening portion of the mask for determining the width of the shallow concave 2 in the direction of the channel length is represented by L_W ; the length of the 5 polysilicon gate, L ; and the thickness of the polysilicon, d , $L \leq L_W - 2d$ is satisfied. For example, when $L = 0.1 \mu\text{m}$ and $L_W = 0.3 \mu\text{m}$, the deposition thickness of the polysilicon 4 is set to be about $0.1 \mu\text{m}$.

10 As shown in FIG. 8B, a silicon nitride film 31 is deposited on the polysilicon gate 4, and a portion above a broken line 32 is removed by Chemical Mechanical Polishing (to be referred to as CMP hereinafter). Thereafter, etching is performed by 15 RIE using the silicon nitride film 31 buried in the polysilicon gate 4 as a mask to expose the surface of the oxide film 22, and the oxide film 22 having the exposed surface is removed, so that a sectional structure shown in FIG. 8C is obtained.

20 When the polysilicon gate 4 is subjected to anisotropic etching by RIE using the silicon nitride film 31 formed at the upper center of the shallow concave 2 through the polysilicon 4 as a mask, the polysilicon gate 4 is formed in a self-aligned manner 25 on the central portion of the shallow concave 2 in the direction of the channel length, as shown in FIG. 8D.

When the steps described in FIGS. 7F and 7G are

TOP SECRET//EGS//Z660

5 additionally performed to the silicon substrate subjected to the above steps, the MISFET according to the present invention having the shallow concave 2 obtained before the SALICIDE processing steps can be
10 obtained. Unlike the step in FIG. 7G, the nitride film 31 formed by using the etching mask remains on the polysilicon gate 4. However, when the SALICIDE processing steps are further advanced, the steps described in FIGS. 7F to 7I may be performed after
15 the silicon nitride film 31 is removed in the step in FIG. 8D.

15 As the manufacturing method described in the third embodiment, a method of forming the shortest polysilicon gate 4 in a self-aligned manner onto the shallow concave 2 on the silicon substrate. However, in a design for an integrated circuit, when a MISFET having a gate length which is partially large is required, a resist mask (not shown) is formed by mask alignment to cover the silicon nitride film 31 in the step in FIG. 8C, and anisotropic etching for the polysilicon gate 4 may be performed by RIE using the resist mask as a new mask.

20 At this time, a new problem of misalignment of the mask is posed. However, for a MISFET having a large gate length, the object of the present invention can be sufficiently achieved in the range of present mask alignment accuracy.

10/27/07-EE677/680

10/10/10 11:56:27 660

A method of manufacturing a semiconductor device according to the fourth embodiment of the present invention with reference to FIGS. 9A and 9B. As shown in FIG. 9A, a buffer oxide film 21 and an oxide film 22 using TEOS are deposited on a silicon substrate, and an opening is formed in the buffer oxide film 21 and the oxide film 22. Thereafter, isotropic etching is performed to the resultant structure by CDE to form a shallow concave 2, ion implantation for controlling a threshold value is selectively performed by using the oxide film 22 as a mask. The steps up to this are the same as those described in FIG. 7C.

15 A gate oxide film 3 is formed without removing the oxide film 22, and a silicon nitride film 41 is deposited. At this time, when the width of an opening portion of the mask in a channel direction of the shallow concave 2 is represented by L_W , a thickness d of the deposited nitride film 41 satisfies $2d \geq L_W$, so that the opening portion is completely buried with the nitride film 41.

20 The nitride film 41 is selectively and anisotropically etched by RIE to form sidewall spacers 41 on the side surfaces of the opening portion of the oxide film 22. A polysilicon film 4 is deposited on the entire surface of the resultant structure, and a portion above a broken line 42 is removed by CMP such that lower regions, of the sidewall spacers 41, in

which the side surfaces of the sidewall spacers 41 are almost vertical to the bottom surface of the shallow concave 2 are left. Thereafter, when the sidewall spacers 41 and the oxide films 21 and 22 are removed, a 5 polysilicon gate 4 from which the upper silicon nitride film 31 is removed in FIG. 8D is formed in a self-aligned manner on the central portion of the shallow concave 2 in the direction of the channel length.

When the steps described in FIGS. 7F and 7G are 10 additionally performed to the silicon substrate subjected to the above steps, the MISFET according to the present invention having the shallow concave 2 obtained before the SALICIDE processing steps can be obtained. When the SALICIDE processing steps are 15 further advanced, the steps described in FIGS. 7F to 7I may be added.

The present invention is not limited to the above 20 embodiments. For example, in the present invention, a polysilicon film is used as a gate material of the MISFET, and a silicon nitride film is used as a sidewall portion. However, for the same purpose, a gate material except for polysilicon can be used, and an 25 oxide film or another insulating film can be used as a sidewall spacer. In addition, although As is used as an n-type impurity for ion implantation, P having a large ion implantation depth can also be used as a donor impurity in the structure of the present

TO/TOT:EE6/2560

invention.

If P is used, P is also deeply implanted into a polysilicon gate. A problem about gate depletion which is posed in a deep submicron MISFET can be avoided. The gate depletion is a phenomenon in which a depletion layer is also formed on a gate electrode side because the carrier concentration of the gate electrode is low.

It is one of important means of the present invention that ion implantation of As is performed to form a shallow extension regions, and ion implantation of P is performed to form deep source/drain regions.

A case wherein silicon is used as the material of a substrate has been described above. However, the substrate is not limited to a silicon substrate, and the MISFET structure according to the present invention can be similarly used in a case wherein a high-speed MISFET is generally formed on a semiconductor substrate.

In the above description, although the concave of the present invention is formed below the semiconductor substrate surface by etching the semiconductor substrate, a concave is not limited to the concave described above. The concave described in each of the above embodiments is a trench having an arbitrary sectional shape, the same object as described above can be achieved.

By a method of forming an epitaxial layer having

TD/TDT-EE67/660

5 a high impurity concentration in source/drain forming regions on a semiconductor substrate, a gate forming region and source drain extension regions may be formed to be depressed with respect to an epitaxial layer surface. At this time, the semiconductor substrate surface constituting the concave may be etched.

10 The side surfaces of the concave may have taper angles which increase upwardly. Various modifications and changes of the present invention can be effected without departing from the spirit and scope of the invention.

15 As described above, the semiconductor device of the present invention and the method of manufacturing the same have the following advantages in comparison with various MISFET structure such as a conventional planar-type MISFET structure, an elevated source/drain MISFET structure, and an UMOS type MISFET structure.

20 (a) A shallow concave is formed in a gate electrode forming region of a silicon substrate, and a peak position of a carrier concentration in deep source/drain regions formed to be close to or adjacent to the outside of the concave and a peak position of a carrier concentration in shallow source/drain extension regions connected to a channel on the bottom 25 surface of the concave are caused substantially to coincide with each other, so that a source/drain series resistance is reduced. In addition, a short-channel

effect is considerably suppressed, and a gate-drain parasitic capacitance is small. For this reason, a high-performance semiconductor device which is excellent in a high speed operation can be obtained.

5 (b) In a conventional planar-type LDD structured MISFET, when SALICIDE steps are used, a leakage current is easily generated at, especially, a drain junction. However, in the MISFET according to the present invention having a shallow concave formed therein, even 10 if a thick silicide film is formed on source/drain regions, a leakage current is not generated at the drain junction, and a semiconductor device having a high yield and high reliability can be provided.

15 (c) The present invention can be similarly applied to an n-channel MISFET and a p-channel MISFET, and high speed performance can be easily obtained by SALICIDE steps. For this reason, a semiconductor device constituted by a CMOS having a high integration level and high speed performance can be provided at 20 a high yield.

(d) When self-aligned type manufacturing steps are used, a semiconductor device according to the present invention having a shallow concave in a deep submicron region can be provided at a high yield.

25 (e) Since the method of manufacturing a semiconductor device according to the present invention does not include the selective epitaxial step of silicon

used in an elevated source/drain type MISFET, a change
in threshold value of the MISFET by high temperature
heat treatment or an increase in parasitic resistance
caused by the change of carrier concentration profiles
5 do not occur, and a complex pre-process such as
a process of removing an oxide film in a selective
epitaxial growth step of silicon is not required.

(f) In a conventional UMOS having a deep concave
formed in a channel region, since the surface
10 orientation of silicon crystals constituting the inner
surface of the concave cannot be identified, interface
state density between a gate oxide film and a substrate
surface increases, and the quality of the gate oxide
film is lowered. However, in the structure of the
15 present invention, the bottom surface of a shallow
concave is constituted by (100) plane consisting of
silicon, as in a conventional planar-type LDD
structured MISFET having high performance, low
interfacial state density and an excellent gate oxide
20 film can be obtained. The structure of the present
invention has an excellent characteristic feature that
the value of a gate/drain parasitic capacitance which
is considerably smaller than that of the UMOS can be
obtained.

25 Additional advantages and modifications will
readily occur to those skilled in the art. Therefore,
the invention in its broader aspects is not limited to

TOP SECRET//EE62//660

the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

5

TO/TDT, EES/2660